Large-signal microwave characterization of AlGaAs/GaAs HBT's based on a physics-based electrothermal model by Snowden, CM
 
 1 
Large-Signal Microwave Characterization of AlGaAs/GaAs HBTs  
based on a Physics-Based Electro-Thermal Model 
 
 Christopher M. Snowden, Fellow 
 
Microwave and Terahertz Technology Group, 
Department of Electronic and Electrical Engineering, 
University of Leeds, Leeds, LS2 9JT. UK 
 
Abstract 
A physics-based multi-cell electro-thermal equivalent circuit model is described which is applied to the 
large-signal microwave characterization of AlGaAs/GaAs HBTs. This highly efficient model, which 
incorporates a new multi-finger electro-thermal model, has been used to perform DC, small-signal and 
load-pull characterization and investigate parameter-spreads due to fabrication process variations. An 
enhanced Newton algorithm is presented for solving the non-linear system of equations for the model and 
associated circuit simulator, which allows a faster and more robust solution than contemporary 
quasi-Newton non-linear schemes. 
 
1. INTRODUCTION 
Heterojunction bipolar transistors have demonstrated high power output densities at microwave 
frequencies and are increasingly being utilized for large-signal applications such as power amplifiers, 
oscillators and mixers [1,2,3]. The design of these circuits is challenging because of their non-linear 
behaviour and accurate large-signal models are required to expedite this process. In the case of HBTs, the 
high power densities associated with these devices can lead to significant operating temperatures when 
the transistor is used in large-signal applications. Although the temperature sensitivity of transistor 
parameters is significant for all types of power transistor it is particularly important for the HBT with its 
high associated power densities, relatively poor thermal conductivity and strong dependence of junction 
behaviour on temperature. This means that it is essential to characterise the large-signal model of the 
HBT as a function of operating and ambient temperatures in order to obtain an accurate model for CAD. 
Finally, there are a number of advantages in relating the operation of the device to the structure and 
transport properties of the transistor.  In particular, this allows the design of the device to be optimized 
for a particular application and the model can be used to predict the parameter spreads for a particular 
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design and fabrication process.  In the case of power transistors, with many emitter fingers distributed 
throughout a repeating cell structure, Figure 1, it is desirable to model the electrical and thermal aspects 
of individual cells, which may vary across the structure.  This generally requires a physical model. 
 
Detailed two-dimensional physical models, which solve a set of transport equations have been reported 
(for example [4,5]) and provide a valuable insight in to the physics behind the operation of HBTs. 
However, there are a number of issues which still to be addressed to obtain good quantitative correlation 
between these physical models and measured data (including hot electron effects, representation of 
hetero-transport properties, processing dependent junction ideality factors and saturation currents). 
Furthermore, although these models are suitable for modern workstations, they still require substantial 
computation time to execute single bias point simulations and are unsuitable for microwave 
computer-aided-design. An attractive alternative which combines some of the advantages of physical 
models with the relative simplicity of implementation of equivalent circuit models is found in 
physics-based models, where the element values can be related to the structure and semiconductor 
properties of the device. 
 
This paper describes a physics-based multi-cell electro-thermal HBT model, Figure 2, which can be used 
to predict the performance of the transistor for DC, small- and large-signal modes of operation. It is 
suited to process-oriented design. The model has been integrated into a harmonic-balance simulator to 
perform simulated load-pull characterization of power transistors. The results obtained from this analysis 
are compared with measured data obtained for prototype devices. An enhanced Newton algorithm is 
presented which allows very rapid convergence of the non-linear solution algorithm compared with 
contemporary modified-Newton schemes. Finally, a novel multi-finger coupled electro-thermal model 
based on a thermal resistance matrix concept is described which accounts for local heating and thermal 
run-away effects. 
 
2. Physics-Based Equivalent Circuit Model 
A number of large-signal equivalent circuit HBT models have been described in the literature [6,7,8,9], 
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including notable examples of physics-based model and modified SPICE bipolar transistor models [10].  
However, few of these have accounted for the process-dependent nature of the transistor and require 
extensive microwave and DC data to extract the element values. In other cases the complexity of the 
model leads to difficulties in obtaining fully converged solutions from the non-linear solver and 
additional convergence problems when used in association with harmonic-balance algorithms. 
 
Ebers-Moll representations have been produced for microwave HBT's ([11,12] are good examples), but 
they are usually empirical in nature and are again difficult to relate to device structure and material 
parameters. The Gummel-Poon model, which is essentially a charge-control model, provides a  superior 
representation in terms of the physical operation  compared with the basic Ebers-Moll model, remaining 
valid in the high injection regime and including recombination effects present in the space-charge 
regions. However, the basic Gummel-Poon model it is not directly applicable to HBTs, because the base 
current in HBTs is dominated by surface or junction space charge region (SCR) recombination, rather 
than hole injection from the base into the emitter as in BJTs. Furthermore, the base current at low current 
densities is mainly due to surface recombination [13,14].  The temperature dependence of the equivalent 
circuit element values suggests that the base current at high current densities is largely attributable to 
SCR recombination. A consequence of this is that the ideality factor of base current is always higher than 
the ideality factor of the collector current. This results in two regions of increasing current gain in the 
HBT, defined by the component of base current that is dominant in each region (surface or bulk 
recombination). This contrasts with the classical Gummel-Poon model, where the current gain increases 
initially, flattens and then decreases with increasing VBE.  
 
On the basis of investigations performed using two-dimensional  numerical models it was found 
appropriate during the development of the model described here to neglect hole injection into the emitter 
from the base; recombination through deep levels in the base-emitter space-charge region; hole injection 
into the collector from the base; and recombination through deep levels in the base-collector space charge 
region. Emitter crowding is negligible in HBT's, unlike the situation in BJTs. These results in a useful 
simplification of the model without compromising the accuracy from the point of view of microwave 
 
 4 
CAD. 
 
The electrical equivalent circuit model of one emitter `cell' of an HBT, developed during this work is 
shown in Figure 3, and can be considered in terms of forward and reverse current components. This 
diagram shows the six ideal diodes which describe the behaviour of the transistor junctions.  The 
forward and reverse base current has two components - the SCR recombination (described by ISE, NE  
and ISC, NC  for DBEO and DBCO respectively) and the surface recombination  (described by ISES, NES and 
ISCS, NCS for DBES  and DBCS respectively ). The electron injection into the base from the emitter is 
modelled by the diode DF  (ISF, NF) and the  electron injection into the base from the collector by the 
diode DR (ISR, NR) . This arrangement of six diodes allows the diode parameters to assume physically 
meaningful values across the full range of bias conditions in contrast to HBT models utilizing four 
diodes. The latter cannot satisfactorily model surface recombination and often lead to compromised fits 
to Gummel data, when the full range of currents are considered. The electron injection into the base is 
characterized by ideality factors close to unity (NF and NR). The surface recombination components 
typically have ideality factors in the region of 1.6 to 2 ( NES and  NCS). The thermal voltage VTi (kTi/q) in 
the diode equations (Table 1) reflects the temperature Ti  of the individual cell i, associated with the 
diodes in the model for each cell.  Note that the diode currents are functions of the intrinsic base-emitter 
and base-collector voltages v'BE and v'BC respectively of each cell. 
 
The saturation currents and ideality factors associated with the ideal diodes which model the junctions 
are very sensitive to processing conditions and have proven difficult to unambiguously extract from 
physical models, although recently reported results indicate that such an extraction is feasible [15]. 
Forward and reverse Gummel plots (log(I)/V)  [16] are used to determine the diode parameters, shown 
in Table 1. The temperature of the transistor must be accurately determined and maintained during the 
duration of the measurement (saturation currents change by approximately 21% per K). If accurate 
temperature measurement is not possible, the average device temperature T can be estimated by assuming 
an idealised exponential characteristic for the base-collector junction (where NR is assumed to be unity), 
when the device is operating in the reverse mode (exp(VBC /VT )). The average device temperature can be 
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extracted from the reverse characteristics using T = qk
VBC
ln( IE ) . A constant device temperature can be 
achieved using pulse-measurement capability to avoid self-heating, with the device held in a temperature 
stabilized environment (such as a temperature controlled oven or probe-station stage). The saturation 
current IS  can be obtained by determining the intercept of the log(I) axis, corresponding to VB=0V and 
the ideality factor N is determined from the gradient of the collector current characteristic using N = 
1/(gradient.ln(10).VT) .  A typical measured forward Gummel plot of an AlGaAs/GaAs HBT is shown 
in Figure 4. The deviation in IC at low current levels is due to limited sensitivity in the measurement 
system. At high current levels the characteristics bend principally as a consequence of voltage dropped 
across the base and emitter resistances. One of the difficulties encountered in extracting the saturation 
currents and ideality factors from measured data is the sensitivity to the `choice' of line used to 
approximate the characteristic if a manual estimation is made by simple inspection. A superior method of 
determining these values is to use singular value decomposition (SVD) in association with a least squares 
fit.  The SVD method of extracting HBT parameters was used by Hafizi et al [14], who developed an 
iterative least squares fitting technique to extract the transistor diode and current gain parameters. A 
singular value decomposition (SVD) matrix factorization technique [14,17], is used in this work. This 
approach ensures that linear dependence among the basis functions and limited machine and data 
accuracy have a minimal adverse effect on the quality of fit achieved.  The problem of bending in the 
Gummel plots at high current levels and the associated problem of obtaining a suitable linear 
approximation to find IS and NF,  can be overcome by plotting log(β) against log(Ic) [18]. The use of 
log(Ic) as the independent variable corresponds with the use of the intrinsic base-emitter voltage VBE, 
because the high doping in the base of HBT's eliminates high injection effects. The parameters ISE, NE, 
ISES and NES can be obtained using the  log(β)/ log(Ic) characteristics as described in [10,18]. Again the 
SVD least squares algorithm is preferred here to minimise errors. The quality of fit to measured data is 
shown in Figure 4 and the associated parameters for a typical power HBT are shown in Table 1 (The 
chi-square  test for the fit is typically better than 10-3 for all diode parameters). It is important to 
appreciate at this stage that after the initial fit to Gummel data and extraction of parasitic element values 
(usually determined during microwave calibration), no further fitting is carried out and the measured data 
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is compared directly with the predicted simulation results in the remainder of this paper. 
 
The saturation currents (ISE , ISES, ISC, ISCS, IS, ISR) are assumed to have a simplified temperature 
dependence of the form [10]: 
where T is the temperature in Kelvin. TS and IS0 are constants which define the temperature dependence 
of the saturation current.  The values of  TS and IS0 are extracted from plots of log(saturation current) 
against 1/T, by fitting a straight line to measured data. The temperature coefficients of the saturation 
currents are also be extracted using the SVD least-squares fitting algorithm, when more than two sets of 
data points are available.  In the case of temperature dependent ideality factors, the ideality factor is 
approximated using a temperature dependence as follows: 
Here, the ideality factor NS is referenced to T=0 K. The temperature coefficient of the saturation current 
and ideality factors require data taken from at least 3 different die temperatures. This can be obtained 
from measured data or extracted using thermal simulations of the type described later in this paper. 
 
The current sources in the model represent the four processes of base transport, collection of injected 
electrons, base-collector avalanche breakdown and base-emitter zener breakdown. The recombination 
processes in the base are modelled using time-dependent electron collection current sources iCC and iEE  
(Table 1). A fraction αT of the injected electron current IF is collected by the collector (the parameter αT is 
the base transport factor, which in an ideal device with no recombination would be unity).  The model 
(Table 1) utilizes the forward Early Voltage VAF and reverse Early Voltage VAR, both of which assume 
high values in HBTs. Most of the current source parameters are defined on the basis of the transport and 
physics of the device (see Table 1).  
 
Velocity overshoot can have a significant effect on the transport of carriers in HBTs and plays a 
significant role in the base-collector space-charge region [10,12,19]. An approach similar to that of 
ln(IS) = 
_TS
T  + ln(IS0) 
N(T) = NS(T=0)[1 + αΔT] 
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Grossman et al [10] has been adopted here, where the current iCC in the base-collector space-charge 
region is calculated using a simplified two-section velocity profile. The two velocities, vOV and vSAT 
correspond to the average velocity in the overshoot region and the average velocity in the saturated 
region respectively (taken here as 3105 ms-1 and 1105 ms-1  respectively for n-type GaAs). The current 
iEE is evaluated in a similar manner to iCC. 
 
The bulk ohmic resistances RBExt, RCExt, REExt , vertical contact resistance REcont, lateral contact resistances 
RBcont, RCcont, and spreading resistance spreading resistances  RBB, RCC, and the resistance of the 
undepleted collector region RCundep, are defined using the established physical descriptions (see for 
example [10,20,21]). The model is simplified by neglecting the vertical base contact resistance, intrinsic 
vertical bulk ohmic base resistance, and the intrinsic emitter vertical resistance, which assume very small 
values in practice compared with the other associated resistances.  
 
The capacitances associated with HBTs have been modelled using well known physical depletion region 
approximations and space-charge region charge-storage relationships described in [10,20,21], taking full 
account of the graded heterojunction at the emitter (CBE and CBEs). The base-collector junction in most 
HBTs is an abrupt homojunction, consisting of the highly doped base and lightly doped collector regions, 
Figure 4. The lightly doped collector region interfaces with the highly doped collector contact layer. The 
base-collector depletion capacitance model represents the two regimes when the base-collector depletion 
layer is contained within the lightly doped collector and when the depletion layer extends into the highly 
doped contact layer (as in [10]). This capacitance CBC is also attributed to both the intrinsic and extrinsic 
base regions (using the established X dependency). Hole storage in the emitter was assumed to be 
negligible in HBTs and the associated capacitance was omitted from the model.  Charge-storage in the 
base-emitter space-charge region can be significant at low current levels and empirical relationship of 
Grossman [10] was used to describe the associated capacitance CBEs. 
 
It is very important to distinguish clearly between the equivalent circuit element values corresponding to 
variations with DC bias (and varying temperature due to self-heating) and those corresponding to 
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changes in the instantaneous values of voltages and currents occurring at a faster rate than the thermal 
time constant τTH (that is at a constant temperature). The former correspond to the change in small-signal 
element value as a function of bias and temperature, whereas the latter correspond to the instantaneous 
large-signal microwave values (where f>>1/ 2πτTH - that is above 1MHz for power devices). The latter 
parameters are evaluated at a constant temperature corresponding to the temperature at the DC bias point. 
 
The simulator described here has been developed to model structures with multiple emitter, base and 
collector contacts, as depicted in Figure 1, and can handle any configuration. The simulation divides the 
structure in to a number of basic `cells' containing usually one or two emitter fingers. Each emitter finger 
`cell' is treated as a separate heat source, which determines the local temperature (for the immediately 
surrounding base-emitter and base-collector structures) and is solved as a separate electrical cell, coupled 
to the transistor contacts. The  parasitic  elements  LBpar, LCpar, LEpar, RBpar, RCpar and REpar, in Figure 3, 
each represent a series inductance and resistance representing the connecting lines (and probe) parasitic 
elements (and are usually small for power devices). Parasitic capacitances CBEpar, CBCpar and CCEpar model 
the passive inter-contact capacitances. Capacitances CBpad, CEpad and CCpad model the pad capacitances of 
the base, emitter and collector respectively. The functional form and typical parameter values of the 
capacitances and resistances in the physics-based model are shown in Table 2.  
 
Self-heating generally has a more pronounced effect in GaAs/AlGaAs HBT's than in silicon BJT's 
because of the lower thermal conductivity of GaAs. Heat dissipation can be largely attributed to line 
sources and has a time constant τTH , typically in the region of a microsecond. A new model has been 
developed by the author to model the thermal properties of multi-cell HBTs. Liou et al [22,23] have 
shown that the variation in temperature between individual cells in HBTs can be significant and will 
eventually lead to thermal runaway and thermally triggered collapse of the collector current. The collapse 
of the collector current at high power densities occurs because of the negative temperature coefficient of 
the collector current and base-emitter voltage at constant base current. Liou's analysis is based on 
large-scale numerical solution of the thermal problem. This reveals very interesting and useful data, but 
is too slow for CAD and everyday usage. A thermal equivalent circuit-based approach was described by 
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Baureis [24] who developed a multi-cell thermal model based on transforming measured inter-emitter 
temperature measurements to a thermal equivalent circuit with the interaction between each emitter 
described by thermal resistances coupling each emitter. In this way each emitter is considered as a 
thermal source interacting with every other emitter stripe. 
The multi-cell thermal analysis in this work is based on new thermal resistance matrix scheme. This can 
be understood by considering the two forms of thermal equivalent circuit for of a three emitter finger 
HBT shown in Figure 5. It is possible to analyse a specific design of HBT using the type of equivalent 
circuit shown in Figure 5(a) (as in [24]), which is easy to interpret, but difficult to associate directly with 
a generalised characterization technique (this approach is closer to the idea of a thermal conductance 
matrix) and becomes increasingly topologically complex with increasing numbers of emitter fingers. 
However, a more generalised and flexible analysis can be based on the model shown in Figure 5(b), 
which can immediately be associated with the concept of a thermal resistance matrix. This is 
conceptually slightly harder to  visualise at first inspection as the elements do not correspond directly 
with equivalent circuit resistances of Figure 5(a), but are readily extracted from measured or simulated 
data, and the model is very easy to expand to devices with large numbers of emitter fingers. In fact, as we 
will see, the coupled thermal equivalent circuit resistances in Figure 5(a) increase with increasing cell 
separation, whereas the coupled thermal resistances in the matrix associated with Figure 5(b) decrease in 
value with increasing separation. 
 
Following the model topology of Figure 5(b), the temperatures of the cells T are related to the power 
dissipated in each cell P defined by: 
where the power dissipation Pi in each cell i is given by, 
Note that in the multi-cell model the emitter and collector currents are all a function of the individual 
cells and the thermal interaction with associated cells. The thermal resistance matrix [Rth] is defined as in 
Figure 5(b), by the matrix: 
[T - T0] = [RTh][P]
Pi = VCB.IC
i
 + VBE.IE
i
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Note that for the matrix entry i,j  RTh i,j = RTh j,i  (ie RTh12=RTh21, RTh13=RTh31 etc). P1, P2 ... are the power 
dissipations in each respective finger. This leads to a matrix with some elements of symmetry. Also at 
low temperatures and as an initial estimate at low-moderate current densities RTh33=RTh11 (with similar 
symmetry for larger numbers of emitter fingers). However, it is important to appreciate that the whole 
matrix must be developed during the analysis because at high power densities it is possible for any one of 
the cells to experience thermal runaway (in which case RTh33RTh11 etc). The thermal resistance matrix 
must be evaluated at each simulation point where the bias has changed as the thermal resistance element 
values RTHij are a function of temperature. In this work it is assumed that the temperature of the device is 
a function of the large-signal operating DC voltages and currents at the transistor terminals, as the 
microwave signal varies at a rate far higher than the thermal time constant. 
 
In practice the self-induced thermal resistance RThii is usually close to the thermal resistance of an 
isolated single cell. The magnitude of the coupled thermal resistance RThij depends on the design of the 
transistor and in particular the separation. If the separation between cells is large then RThij tends to zero 
and if the separation is very small its value tends to RThii. Hence, the coupled thermal resistance between 
distant cells is significantly smaller than the coupled thermal resistance of adjacent cells. In practice, the 
interaction between adjacent cells overwhelms the influence of other cells. Hence, errors in determining 
coefficients other than those of closely coupled cells have only minimal impact of the model.  
 
The thermal resistances at a given average die temperature can be determined for test structures where 
individual emitter fingers are electrically isolated from adjacent fingers. The finger n is biased at an 
appropriate level, dissipating power Pn, and the temperatures of all the other unbiased fingers x are 
measured.  In this way the thermal resistance matrix is calculated using Rnn = (Tn-T0)/Pn and Rxn = 
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(Tx-T0)/Pn  where  P0 ...Pn-1, Pn+1..PN= 0. This process is repeated N/2 times for an N finger transistor 
(symmetry), requiring N/2 test structures with electrically isolated fingers and can be carried out 
experimentally, using fabricated test structures (for example as part of process monitor area of the wafer) 
or by utilizing a three-dimensional thermal analysis simulator. 
 
A three-dimensional thermal analysis simulation, HeatWave, was written to calculate the thermal 
resistance matrix using the highly efficient technique described in [22,23,25]. The heat flow equation 
.κ(T)T=0 is solved for a three-dimensional temperature distribution using the method of Liou [22] 
and Gao et al [25], utilizing the Kirchhoff transform for temperature dependent conductivity, to yield the 
temperature distribution close to the surface (in the active region of the transistor). This method uses a 
double Fourier expansion method to speed up the solution. The heatsink is assumed to be attached to the 
bottom of the substrate (at T = Tmount), whilst all other surfaces except the heat sources (region below the 
emitter fingers) are assumed to be adiabatic. The model accounts for the heat-shunt effect of an airbridge. 
The test structures with isolated emitter stripes, described above, are simulated for the actual die size, for 
a given die mounting temperature. The matrix for a  power HBT with 16 emitter fingers requires 16 
separate thermal simulations, but can typically be extracted in 30 minutes on a personal computer, 
yielding a typical accuracy of better than 5% (when compared with results obtained from infrared 
measurement). A typical thermal resistance matrix for an eight finger HBT (with emitter fingers grouped 
two per cell)  obtained using this approach is shown in Table 3. This approach avoids the need to 
perform an experimental temperature characterization of each design. The same simulator has been used 
to validate the thermal aspects of the electro-thermal model by comparing the temperature distribution of 
the full simulated device with measured infrared data. A typical surface temperature distribution for an 
eight cell device with two closely spaced emitter fingers per cell (16 emitter fingers in total) is shown in 
Figure 6. Note that it is not possible to distinguish the temperature of individual emitter fingers in each 
cell because of their close proximity, although there is significant variation in temperature between cells 
(simulated at VCE = 4V IC= 0.25 A, below current collapse or thermal runaway).   The 3D simulator 
HeatWave utilized over 13,300 mesh points on the surface of the device to obtain these results, achieving 
very good agreement with measured IR data, shown in Figure 7 (note that the IR measurements have a 
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resolution of 1.7 C).                     
 
The electro-thermal utilizes the thermal resistance matrix in conjunction with equations (4) and (5) to 
calculate the distributed temperatures, which are then used in self-consistent fashion with the 
physics-based  electrical model to determine the instantaneous terminal currents and voltages.  The 
thermal time constant τTH of the device is simulated using a simplified combination RTHCTH where RTH is 
the net thermal resistance of the device . In this work the thermal time constant was measured for sample 
dies, for a given average die temperature (typical values were found to lie in the range 0.1 to 50 μs). The 
thermal resistance (and the thermal resistance matrix element values) is a function of temperature and is 
approximated using, 
 The rate of change of the thermal resistance with temperature was taken as 5W-1  in this work.  
 
3. Numerical Solution 
The HBT non-linear equivalent circuit model is analysed using a non-linear nodal analysis routine, 
solving each emitter `cell' simultaneously. The nodal analysis proceeds by establishing the microwave 
equivalent circuit matrices such that, 
 
where Y is the nodal admittance matrix, V and I are the nodal voltage and current vectors (DC or 
time-dependent) respectively. The current matrix  I  contains both linear and non-linear sources.  In 
the case of a solution scheme where the thermal model is not simultaneously solved directly with the 
electrical model, the matrices are re-arranged into the form, 
 
A modified Newton scheme was implemented to solve the nodal matrices using the scheme, 
 
RTH = RTH(300) + 
dRTH
dT .(T _ 300) 
YV = I
F = YV _ I    solving for  F = 0
F δV = _F 
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where F is the Jacobian (with entries  Fi,j = Fi/Vj) and δV is the vector of values   δVj  = Vj new - Vj 
old  . Here,  
 
Here the admittance matrix has been linearized. The implementation of this scheme results in an iterative 
scheme where each matrix is re-evaluated each iteration; the non-linear admittance matrix elements being 
updated using values obtained with the most recent nodal voltage values. The updated nodal voltages are 
obtained using, 
 
Note that a relaxation factor γ multiplies the vector δV in this scheme. This is essential to ensure 
convergence using the linearized admittance matrix in this non-linear scheme. An adaptive system is 
used to select the optimum value of γ, based on the rate of convergence and the requirement, Fnew <  
Fold.  The use of modified Newton schemes is discussed in detail in [26]. A particularly effective 
algorithm for selecting the relaxation factor γ was developed during this work and takes the form: 
 
where Vmax is the maximum of the nodal voltages at that iteration and ξmax is the maximum error at that 
iteration (δVmax). This algorithm allows stable convergence rates of up to 100 times faster than when 
using conventional means of determining the relaxation parameter [26].  
 
This solution scheme involves the development of several large and complex matrices. The extraction of 
the Jacobian is particularly involved because of the inter-dependency of the current sources on several of 
the nodal voltages. However, once the scheme was coded it has proven to be robust and normally 
requires between 4 and 30 iterations to achieve convergence to  0.1 μV at every node in the model (ie: 
typically 10-5 %). 
 
 The full electro-thermal model can be solved for the system: 
F = Y _ I 
V new = V old + γδV 
γ = |


1
1 + Vmax ξmax | 
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This system of equations is solved for V and T using an adaptive relaxation factor similar to (13). In 
practice the efficiency and convergence properties were found to be improved by solving the temperature 
dependence and thermal equations as a separate iterative loop (containing the above electrical solution) 
rather than performing a full non-linear matrix solution. This approach is particularly expedient since the 
temperature solution is well behaved over most of the operating region of the device and convergence of 
the outer temperature loop occurs normally within 2 to 3 iterations (except during thermal runaway or 
current collapse when it may require up to 10 iterations). 
4. DC Simulation Results 
The simulation has been used to model a variety of AlGaAs/GaAs and InGaAs/InP HBTs. Transistors 
consisting of 2, 8 and 16 emitter fingers and finally multi-cell devices with repeating sets of 16 fingers 
have been investigated. These larger power devices are of particular interest from the perspective of 
validating the model for large-signal purposes. Figure 7 compares the measured and simulated results for 
DC characteristics of a 16320 μm AlGaAs/GaAs HBT, for base currents in the range 0,3 to 1.5 mA at 
Tmount = 45 C. A current gain of 53 was obtained at IB = 1.5 mA and VCE = 4V. The simulation has been 
used to investigate current collapse at high power densities, arising from the non-uniform temperature 
distribution in the HBT.  
 
5. Small-Signal Equivalent Circuit Model and S Parameters 
A small-signal equivalent circuit model is established by replacing the ideal diodes in the large-signal 
model with incremental resistances based on determining the small-signal incremental resistance of the 
diode at the bias-point,  
rdiode = 
Vdiode
Idiode  = 
NkT
qIs
exp


- qVdiode
NkT Vdiode 
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This leads to a small-signal circuit model of the form shown in Figure 8, which can be evaluated in the 
frequency domain. The resistances and capacitances of this model are obtained from the physical 
bias-dependent relationships. Steady-state small-signal CW operation is assumed in this model and the 
time-independent thermal model is utilized here. 
 
The S parameters of an HBT are calculated using the bias-dependent small-signal equivalent circuit 
model. A DC simulation is performed to calculate the temperature of the device and establish the DC 
currents and voltages for the model. The bias-dependent element values are calculated to provide the data 
for the small-signal equivalent circuit model. The equivalent circuit model is analysed to extract the 
nodal admittance matrix using a generalised algorithm. The admittance matrix is calculated at each 
frequency and then reduced to a 22 matrix using a pivotal condensation technique. The two-port 
admittance matrix is then converted in to a two-port S parameter matrix. This approach leads to a faster 
solution for small-signal parameters than the alternative time-domain simulation with the large-signal 
model. 
 
It should be noted that the S parameters are a function of bias-point and ambient temperature. The 
comparison of a typical set of measured and simulated S parameter data is shown in Figure 9 for  IC = 
40 mA and VCE = 3V. The transistors were measured using coplanar on-wafer probes with a HP8510C 
network analyzer, calibrated using LRM and an impedance standard substrate.  It is also possible using 
this model to extract S parameters over the entire DC operating range for a constant given ambient 
temperature and requires only a matter of seconds on a workstation. This scenario corresponds to data 
extracted using pulse-S-parameter methods and could be utilized in conjunction with other large-signal 
design methods. 
 
 
6. Large-Signal Simulation 
Large-signal simulation is performed using a harmonic-balance scheme, which allows the harmonic 
performance of  Class A, AB and B HBT amplifiers to be  assessed. Steady-state CW operation is 
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assumed, utilizing the time-independent thermal model in conjunction with the large-signal model of 
Figure 3. The harmonic-balance scheme is based on a secant-solver algorithm, which is computationally 
more efficient than traditional Jacobian schemes for small workstations and personal computers. The 
input and output load reflection coefficients are specified and the  bias point is chosen by the user for a 
given die-mounting temperature. The simulator then performs a DC simulation to establish the initial bias 
and thermal conditions under small-signal conditions. This is followed by a number of simulations at 
varying power levels, starting at small signal conditions, where the  power level at the input is steadily 
increased in steps until power saturation occurs at the output. The DC bias and temperature distribution 
are re-evaluated at each new increasing input signal level, modifying the DC nodal voltages,  
microwave performance and the temperature as the transistor operates in an increasingly non-linear 
fashion.  The harmonic-balance scheme tests for convergence by checking the time-domain voltage 
waveforms at the input and output for convergence over a number of iterations and testing for the RMS 
error (with a minimum of 10 μV accuracy normally available). This is carried out in conjunction with a 
test for convergence in the input and output reflection coefficients to within an error of 0.02.  
 
The large-signal performance of  a 16320 μm emitter AlGaAs/GaAs HBT operating at 900 MHz as a 
Class AB amplifier is shown in Figure 10 (tuned for maximum output power), with simulated and 
measured data  IC = 40 mA , VCE = 4.2V, Tmount = 60C. When Tmount was varied from 40C to 90C the 
small-signal gain decreased by 1.5 dB and the P1dB decreased by 1.8 dBm (measured and simulated data 
tracked closely). The load-pull characteristics for a larger 32320 μm  emitter device are shown in 
Figure 11, illustrating the output power and power-added efficiency at the 1dB compression point  IC = 
35 mA , VCE = 4.2V, Tmount = 50C. The agreement between measured and simulated data is good, with 
deviations in the region of 1dB and 5% PAE over the range of impedance investigated. 
 
7. Modelling Parameter Spreads  
Physical and physics-based models allow device and circuit parameter spreads due to variations in 
processing and wafer growth to be evaluated. The model described here has been used to investigate the 
impact of variation in the thickness and doping levels of the emitter, base and collector layers of the 
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device. Figure 12 shows the variation in amplifier gain for a 0.5 W 900 MHz HBT amplifier design as a 
function of base layer thickness. It is interesting to note that for an expected layer thickness of  0.1 μm, 
the corresponding measured gain was 21.4 dB for the specified load and source reflection coefficients (at 
a mounting temperature of  40C). The model predicts a gain of 21.1 dB for this base thickness, with a 
spread in gain of 2 dB as the thickness was varied from 0.05 to 0.2 microns. This model allows designers 
to rapidly evaluate the spread in microwave and DC parameters as a function of geometry and layer 
specification, and is thus particularly suited to process-oriented design.   
 
7. Conclusions 
A comprehensive electro-thermal model has been described which incorporates a physics-based 
equivalent circuit model and a new multi-finger thermal model. A thermal resistance matrix method has 
been described which allows the rapid evaluation of the temperature distribution across the emitter 
fingers. The model has been validated for a variety of power HBT structures and has demonstrated good 
agreement for DC, small- and large-signal operation over a variety of operating conditions and die 
temperatures. This model is well suited to process-oriented CAD. 
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 Captions: 
 
Table 1  Functional forms and typical parameter values for diodes and current sources for 
the physics-based model of a 16320 micron (16 emitter finger) transistor. 
 
Table 2  Functional forms and typical parameter values for capacitances and resistances for 
the physics-based model of a 16320 micron (16 emitter finger) transistor. 
 
Table 3  Thermal resistance matrix for an eight finger 8320 micron AlGaAs/GaAs HBT, 
(emitter fingers are grouped on cells of two fingers), calculated using the HeatWave 
three-dimensional thermal simulator. 
 
Figure 1 Schematic view of  a typical multi-cell power HBT chip structure with detail cross- 
section of one-cell containing two emitter fingers (data from the cross-section forms 
the basis of the physics-based description). 
 
Figure 2 Multi-cell electro-thermal models for a HBT, illustrating coupling of cells and 
self-consistent Solution of (i) electrical and thermal equivalent circuit models inside each 
cell and (ii) entire device. Each cell corresponds to a section of the transistor associated 
with a single emitter finger (4 cells illustrated here). The notation v*BE and v*CE indicate 
the voltages across the terminals of each cell. 
 
Figure 3 Physics-based DC and large-Signal equivalent circuit model of one cell of the HBT 
model. 
 
Figure 4 Forward and reverse Gummel Plots for an AlGaAs/GaAs HBT showing measured and 
fitted data (SVD algorithms and a six diode model were used to obtain a high quality fit). 
 
Figure 5 Multi-cell thermal equivalent circuits of a 3 emitter finger HBT (a) conventional model  
(b) model based on thermal resistance matrix method.. 
 
Figure 6 Temperature distribution on the surface of a 16 finger (16320 micron emitter) HBT, 
with  emitter fingers group in sub-sets of 2. (a) HBT layout showing schematic position 
of emitter fingers (b) contour plot of surface temperature of full chip device (0.40.5 
mm), contours are spaced 4C apart with a die mounting temperature Tmount of 70C (c) 
temperature profile at section AA across the HBT comparing  simulated data with 
infra-red measured data (resolution of IR measured data is 1.7C). 
 
Figure 7 Simulated and measured DC characteristics of a 16320 micron emitter HBT,  
showing 
DC and pulsed I/V characteristics (Tmount of 50C). 
 
Figure 8 Physics-based small-signal equivalent circuit model of HBT (active region). 
  
Figure 9 S parameters of 16320 micron emitter AlGaAs/GaAs HBT (VCE= 3V, IC=40 mA, 
Tmount 
= 40C ), ------ simulated, _____ measured data.  
 
Figure 10  Simulated and measured power transfer characteristics of 16320 micron emitter 
AlGaAs/GaAs chip HBT (VCE= 4.2V, IC=40 mA, Tmount = 60C ), operating in Class AB 
mode at 900 MHz, tuned for maximum power with Γsource = 0.75 -175,   Γload =  0.5 
 55. 
 
Figure 11 (a) Simulated,  (b) measured load-pull characteristics, (c) simulated and (d) measured 
power added efficiency characteristics as a function of impedance  (at 1dB compression 
point) of 32320 micron emitter AlGaAs/GaAs HBT chip (VCE= 4.2V, IC=35 mA, Tmount 
= 50C ), operating in Class AB mode at 1.88 GHz, Γsource = 0.8 -175. 
 
Figure 12 Variation of amplifier gain as a function of base layer thickness for a 0.5W power 
amplifier utilizing a 16320 micron emitter AlGaAs/GaAs chip HBT (VCE= 4.2V, 
IC=40 mA, Tmount = 40C ), at 900 MHz, with Γsource = 0.75 -175,   Γload =  0.5  
155. 
  
 Table 1 
 
 
Model 
Element 
 
Description 
and comments 
 
Functional Form 
 
 
Typical  parameter 
values per cell for  
16320  μm emitter 
HBT 
(2 emitter fing./cell) 
 
DF 
 
Electron injection 
from emitter to base 
 
IF(t) = ISF


exp



vBE(t)
NFVT
i
 - 1  
Note: individual  cell temperature Ti used to calculate VTi 
 
JSF0 =  2.651011 Am-2 
TSF0 = 18,450 K 
NSF(0) = 1.028 
αF =  0.0  K-1 
 
DR 
 
Electron injection 
from collector to 
base 
 
  Functional form as DF, with IR(t), ISR, v'BC and NR 
 
JSR0 =  7.331010 Am-2 
TSR0 = 18,520 K 
NSR(0) = 1.002 αF =  0.0  K-1 
 
DBEO 
 
Optical 
recombination in the 
B-E space charge 
region. 
 
  Functional form as DF, with IBEO(t), ISE, v'BE and NE 
 
ISE0 =  1.621010 Am-2 
TSE0 = 18,600 K 
NSE(0) = 1.036 
αBEO =  710-4  K-1 
 
DBCO 
 
Optical 
recombinati^2on in 
the B-C space charge 
region . 
 
 
 Functional form as DF, with IBCO(t), ISC, v'BC and NC. 
(comment: negligible) 
 
JSC0 =  4.001018 Am-2 
TSC0 = 18,400 K 
NSC(0) = 1.656 
αBEO =  210-6  K-1 
 
DBEs 
 
Base-emitter surface 
recombination. 
 
 Functional form as DF, with IBES(t), ISES, v'BE and NES 
 
ISES0 =  9.1910-02 A/m 
TSES0 = 9760 K 
NSES(0) = 1.663 
αBEs =  -110-3  K-1 
 
DBCs 
 
Base-collector 
surface 
recombination. 
 
  Functional form as DF, with IBCS(t), ISCS, v'BC and NCS. 
 
ISCS0 =  8.1010-18 A/m 
TSCS0 =  9740 K 
NSCS(0) = 1.910 
αBCs =  -110-6  K-1 
 
iCC, iEE 
 
Collected electron 
currents  
(iEE is similar in 
functional from to 
iCC, shown here for 
brevity) 
wC - thickness 
collector 
depletion region 
wB  - thickness of 
base region  
 
ICz(τ) = αTISF 



1 - 
vBC(τ+τB)
VAF 



exp


vBE(τ)
NFVTi
 - 1  
iCC = 
1
wC



vov
t-τ
B

t-τ
B
-τ
ov
ICz(τ) dτ + vsat
t-τ
B
-τ
ov

t-τ
B
-τ
C
ICz(τ) dτ  
αT  1 - 0.5


wB
LBD
2    if  LBD » wB 
 
 
vov =  3105 ms-1 
vsat = 1105 ms-1 τov =  1ps τB =  0.9 ps τC =  3.5 ps 
wC  =  0.5 μm 
VAF = 1500 V 
wB  =  0.1 μm 
LBD = 0.8 μm 
 
 
 
iCav, iEzen 
 
Collector avalanche 
breakdown iCav for a 
given  
base-collector 
breakdown voltage 
VBCBO. (Emitter zener 
breakdown is 
modelled in a similar 
fashion for VBEB) 
 
 
 
  
 
with  
 
  abrupt junction 
 
 
VBCBO = 18.5 V 
(TA = 40 C) 
NCav = 4.1 
αCav =  710-4  K-1 
 VBEB = 12 V 
(TZ = 40 C) 
NEzen = 5.0 
αEBz =  - 910-4  K-1 
Emax and Ez are doping 
dependent breakdown 
fields.   
 
 Table 2 
 
 
Model 
Element 
 
Description and 
Comments 
 
Functional Form 
 
Typical parameter values  
per cell for  16320  μm 
emitter HBT 
(2 emitter fingers/cell) 
 
CBC, CBE 
 
Base-collector and 
base-emitter 
depletion 
capacitances (both 
have similar 
functional forms - 
CBC is shown here 
for brevity) 
Forward bias 
modelled using 
SPICE model [21]. 
 
vBC<0   CBC  







CJC




1 + 
vBC
VJC
M
C
N
C + CNC
BCmin
1
N
C
 
CJC = AC qεNDcoll NAbase(2VJC(NAbase+ NDcoll))
  
VJC = 
kT
q ln(NAbase NDcoll n
2
i ) + δECcoll
 
 
 
NC = 6 
MC = 0.5 
ME = 0.52 
(M  0.33 for lin. graded jn's)  
VJC = 1.4 V, VJE = 1.6 V 
AC = area of B-C junc. 
X = 0.25 
n i  = intrinsic carrier density δECcoll  = collector conduction 
band discontinuity 
NAbase, NDcoll, base and intrinsic 
collector doping 
 
CBEs 
 
Charge storage in 
base-emitter SCR. 
 
 
CBEs0 = 8 fF 
FE = 0.75 
kBEs = 18 
 
CBCH 
 
Diffusion 
capacitance 
(usually negligible) 
 
CBCH = 
τCH
NBCHVTi
ISBCH



exp


vBC
NBCHVTi
 -1  
(assumes a constant lifetime, IBCH models hole inj. into base) 
 
τBCH = 1 ns 
 
 
RBcont, 
RCcont, 
REcont 
 
Lateral contact 
resistances. 
NB: L is the contact 
length (in the plane 
of the cross-section 
in Fig.1), W is the 
width. 
 
Rcont = 
RS
GC
Wtanh


L
LC
     LC
1
GCRS
 
RS sheet resistance of  layer, GC contact conduct./ unit area. 
 
RBcont, =  3.54 Ω 
RCcont, =  0.82 Ω 
REcont    = 0.83 Ω 
W = 20 μm 
L = 3 μm 
2 fingers per cell 
 
RBExt, RCExt 
REExt 
RCundep 
 
Bulk ohmic 
resistances. 
(again L is length 
and W width). 
 
    
 
 
RCundep is the resistance of the undepleted collector layer.  
 
RBExt  =  1.56 Ω 
RCExt =   0.69 Ω 
REExt =   0.66 Ω 
RCundep = 0 to 3.4 Ω  (per cell) 
 
REcont 
 
Vertical emitter 
contact resistance  
 
Rcont = 
1
AcontGC
 
   Acont is contact area      
   (metallization) . 
 
REcont =  1.67 Ω 
2 fingers per cell 
 
RBB 
RCC 
 
Base and collector 
spreading 
resistances. 
(equation is similar 
for both resistances) 
 
Rspread = 
RS L
KgeomW
 
Kgeom = 3 for current enetering from one side (single contact) 
Kgeom = 12 for current entering from two sides (two contacts) 
 
RBB =  1.76 Ω 
RCC =  1.04 Ω 
(values per cell) 
 
LBpar,RBpar  
LCpar,RCpar  
LEpar,RCpar 
 
Terminal parasitic 
inductance and 
resistance 
 
 
 
LBpar = 110 pH, RBpar =  0.05 Ω 
LCpar = 100 pH, RCpar =  0.03 Ω 
LEpar = 70 pH,   REpar =  0.01 
 Ω 
 
CBEpar 
CBCpar 
CCEpar 
 
Inter-electrode 
parasitic 
capacitances 
 
 
 
CBEpar = 190 fF 
CBCpar =  90 fF 
CCEpar = 180 fF 
 
CBpad 
CCpad 
CEpad 
 
Pad capacitances 
 
Cpad = 
εApad
ssubstrate
 
ssubstrate is substrate thickness, Apad, pad area, ε permittivity. 
 
 
CBpad = 27 fF 
CCpad = 29 fF 
CEpad = 23 fF 
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